ABSTRACT
In the preceding chapters it was usually assumed that logic circuits could be constructed using ideal components whose internal construction imposed no limitations on circuit design. Under such conditions the only restrictions which apply to the design of logic networks are those set by the laws of Boolean arithmetic and algebra. Any real system will be further restricted because it must be built with components with a performance which is not ideal and designers must make allowances for component limitations.
