ABSTRACT

This chapter introduces new PID tuning rules, derived from the general PID design method proposed in the previous chapter, for frequently encountered first order plus delay processes and integrating plus delay processes.