ABSTRACT

The performance of application programs has been steadily improved by exploiting more instruction scheduling parallelism (ILP). Recently, Explicitly Parallel Instruction Computing (EPIC) architectures provide a number of novel architectural features that support software pipelining, predication and speculation to improve ILP even further. Those hardware features enable compilers to exploit more parallelization and optimization effectively.