ABSTRACT
Three-dimensional integration presents a broad spectrum of challenges to designers of high-performance and energy-efficient circuits. Seeking to improve both the energy efficiency and throughput density, designers have turned to physical design and optimization methods targeting devices—interconnects to system-level power savings. This chapter provides an overview of the different physical design challenges and solutions that span various levels from devices and circuits to architectures.
