ABSTRACT
Language elements are the constituent parts of the Verilog language. They consist of comments, identifiers, keywords, data types, parameters, and a set of values which determines the logic value of a net. Also included in this chapter are compiler directives and an introduction to system tasks and functions, which are covered in more detail in Chapter 10.
