Clock Design and Synthesis

Clock design is the challenging task of distributing one or more clock signals throughout an entire chip while minimizing power, variation, skew, and jitter, and yet simultaneously being resource conscious [33,40]. e design problem is akin to analog design where trade-os between multiple competing objectives depend on the methodology and experience with prior designs. Even clock signals are far from perfect square digital waveforms.