VLSI Architecture of DNN neuron for face recognition

Facial recognition finds wide application in various fields. Currently most facial recognition algorithms are implemented using software. Implementing in hardware allows real-time processing. This paper describing a method on devising an efficient neuron for CNN, RNN to run on FPGA’s with minimal space and hardware resource dependencies. Hardware implementation is achieved through Zynq-7000 development board.