ABSTRACT
Network-on-chip (NoC) communication architectures are being widely adopted in multicore chip design to ensure scalability and facilitate a component-based approach to large-scale system integration. As technology advances into aggressive nanometer-level scaling, a number of design challenges emerge from technology constraints that require a continuous evolution of NoC implementation strategies at the circuit and architectural level.
