ABSTRACT
On-chip floating point computational units have become an integral part of the data arithmetic modules of current day microprocessors. This is because the communication overheads and pin input-output bandwidth limitations, with (off-chip) floating point coprocessors, can be totally avoided. In such approaches, a major reduction in cost is possible since implementing computational systems as multichip solutions can be avoided.
