ABSTRACT

In this paper, a new approach for logic circuit modeling using neural networks is proposed. Using the Hopfield model, the constrained energy equations are established based on the truth table of a logic device. Using linear equations theory, the necessary and sufficient condition for the existence of its neural network is derived, from which the general neural parameter expression for a basic logic gate is obtained.