ABSTRACT
Among all ASIC chips, gate arrays are most widely used because with gate arrays, we can easily realize logic functions that require far more logic gates than with PLAs. If PLAs are used, such logic functions would require far larger area and delay time. Also, design time with gate arrays is shorter than with the standard cell design approach to be described in Chapter 23.
