ABSTRACT
Despite the recent architectural advances for multimedia aiming at improving computational efficiency (e.g., sub-word parallel data level processing, reconfigurable computing, and networks on chip), the dominance in data storage and transfer of these systems still remains as one of the main bottlenecks for power and speed efficient implementations. The reason is the ever-increasing gap in speed and energy between the memory and the data processing subsystems.
