Combinational Logic Design Using Verilog HDL
DOI link for Combinational Logic Design Using Verilog HDL
Combinational Logic Design Using Verilog HDL book
This chapter provides techniques for designing combinational logic, including logic equations, multiplexers, decoders, encoders, comparators, programmable logic -devices, and additional logic devices. Different design methodologies and modeling constructs of the Verilog hardware description language will be utilized. The chapter reviews number systems, number representations, Boolean algebra, and minimization techniques. A multiplexer is a logic macro device that allows digital information from two or more data inputs to be directed to a single output. Data input selection is controlled by a set of select inputs that determine which data input is gated to the output. A Programmable Read-Only Memories (PROM) is a storage device in which the information is permanently stored. The organization of a PROM is essentially the same as that for other programmable logic devices: an input vector connects to an AND array which in turn connects to an OR array which generates the output vector for the PROM.